Memory trends
When one talks about semiconductor memory trends, three technologies appear that both complement and compete with each other: MOS or bipolar RAMs, bulk memories (such as disks), and bubble and CCD memories. The architecture inherent in each technology plays a large role in the present and projected use of the technology. In memory hierarchies, the internal, memories will generally be MOS or bipolar RAMS, with TTL or ECL interfaces, that will mate up to the large bulk memories via the "gap-filler" CCD and bubble memories.
RAMs. Generally, the application will determine the RAM technology used, with the prime considerations being the variables of access time (3:1 or 4:1 factor of higher speed in favor of bipolar) and power/bit (10:1 factor of lower power in favor of DMOS). Rapid advances in printing technology.from the contact and projection methods to E-beam, X-ray, and direct-step-on-wafer methods in the [1979] [1980] [1981] period show area-geometry factors decreasing by ratios of 5:1 to 7:1, allowing the potential of dynamic RAM availability to The layout of a 20K-transistor PMOS circuit has been done on such a system. As in most designs of VLSI circuits, a large amount of the designer's time was spent at the graphics terminal, after the entire circuit was digitized, to make alterations to the mask topology. Modifying data on the screen required a substantial amount of time, with some screen regenerations requiring up to two minutes. After major editing sessions had been completed, a multicolor plot was generated so that adherence to layout rules could be checked in detail. There appears to be a lack of commercially available programs to perform these intrafigure and interfigure spacing, overlap, and area checks. The manpower invested, from circuit specification to a mask-tooling tape, exceeded 25 man-months; the size of the chip was 6.8 x 6.8 mm.
Logical input. Another method involves the generation of an 12L circuit layout through a combination of automated and manual techniques using a logical description of the circuit.
The data base for this system was first used to confirm correct operation by exercising the data through logic simulation programs. The data were then partitioned into groups of tightly interconnected transistors, which the program assembled along a common injector in such a manner that it minimized intra-injector interconnect. Routing with an injector string was performed using a variation of the Lee algorithm. Connections that went between these clusters were routed to the edge of a cluster. The routed clusters were then assembled and placed onto what would become the final chip layout. A channel router then completed the routing between clusters. Since the efficiency of the final layout depends heavily on the actual routing within a cluster, manual editing was used to redirect part of the initial transistor routing.
The actual amount of editing on a system of this type can be substantial if the circuit designer demands that the last square micron of real estate be utilized. In practice, an acceptable layout, which falls within 30 percent of the area of a manual layout, can be generated within half the time of a manual layout. All layout data were checked by software for adherence to both' the original logic description and the topological layout rules.
Full automation. In the design approaches described above, it is apparent that the largest amount of time in the layout process is consumed by either the laborious drafting, digitizing, and editing of circuit topologies or the adjustment of computer-generated routing to optimize silicon real estate. A fully automatic system was described that uses seven CMOS primitive cells for the layout of complex VLSI circuits of the 8-bit microprocessor class.
The fully automatic system was designed in such a way that no editing of topologies is possible; if a change in topology is required (due to a logic change, for example), a complete new layout is generated. Although this is a radical departure from conventional layout approaches, it has the distinct advantage of extremely fast cycle time: an 800-gate circuit was taken from logical description to mask-tooling tape in 24 hours; an 8-bit ALU required one week of effort, major portions of this time being required to execute the placement and routing of over 4000 gates. A unique feature of this system is the reduction of the logic into a schematic using the seven primitive cells; most conventional standard cell systems allow for the entry into the logic and layout data base of complex structures. Area utilization is poor compared to an equivalent manual approach-1.5 to 5 times larger-but this system provides an exceptionally fast cycle time in return. Parametric performance of the CMOS circuits is only slightly degraded by the large amount of routing used for implementation.
A massive amount of work still needs to be done in order to costeffectively process layouts of VLSI circuits with more than 10K gates each. Major cycle-time delays will be' encountered unless more phases of the layout are automated to masktooling processes. As always, the challenge remains of accomplishing this, automation without a severe penalty in silicon real estate.
Emerging logic tech-nologies
With the increasing emphasis on LSI and VLSI, the standard silicon technology is being reevaluated, and a variety of new techniques are being studied for either adaption to or replacement of current technologies.
Two improvements in silicon technology were discussed. The first dealt with the personalization of programmable logic arrays by use of lasers, which are used to make a connection between two 10,000-angstrom metal layers separated by two microns of silicon without damaging the silicon underneath. This is done by selectively "zapping" the connection crossover areas with a controlled-energy laser pulse. Five or six vias per second can be produced, providing engineering hardware for early system development models and PLA macros for modeling VLSI hardware. The master-slice PLA used was 5.65 x 5.65 mm, with 34 latched inputs, 44 latched outputs, 8960 "and" array bits, and 7360 "or" array bits. The slice uses +5 V and ground, and dissipates 1-3/4 watts maximum. Designer-controlled options include the bit pattern, 1-bit or 2-bit partitioning, input and output latch gating options, and normal or inverted data out. Software-controlled options include unused circuit depowering.
Multi-junction LSI wafers formed by this method may be used to provide higher yields by use of mirrorimage wafer designs, A and B, which, when processed and tested, may be divided into two classes: I (mostly good) and II (mostly bad). The bad "islands" are removed from the mostly good (Class I) wafers, and the good islands are removed and saved from the mostly bad (Class II) Another method of high-performance packaging, using LSI gates, was also presented. Since higher packaging densities are one of the essential factors in achieving high-speed, largescale computers, methods of packaging for future large-scale CPUs with 150,000 or more gates are needed. Low-power, high-speed, emittercoupled-logic LSI chips, in the range of 1-2 pj, with 400 to 500 gates/chip, have led to a three-level hierarchy. The first level is the LSI chip. This is incorporated into a second level-a printed wiring board-containing 80 LSI chips and 35,000 to 40,000 gates. These are then placed in the third (system) level package: a frame containing six PWBs, holding 150,000 gates plus the associated buffer stores. This philosophy is being studied as a strong candidate for the high-speed large-scale computer of the early 1980s. The key to its success will be finding effective means of logic partitioning, system cooling, and reasonably simple reworkability and testability.
In a slightly different vein, other technologies that offer significant attributes for high-performance computer packaging problems have radically different packaging. Josephson superconducting technology, for example, has very fast circuits with very low speed-power products, a completely terminated transmission-line system (both on-chip and off-chip), lossless superconducting transmission lines that can be fabricated at high density using thin-film techniques, and a unique power distribution system that simplifies clock distribution. An exploratory effort is being miade to fabricate a small special-purpose processor in this technology. This computer, using gates with delays of less than 100 ps, and dissipating less than 10 microwatts/gate, will include 5000 gates, and 150,000 bits of cache memory, in a volume of 0.6 x 1 x 1.2 inches, using thin-film evaporation techniques. Only three logic circuits-an OR gate, an AND gate, and an INVERT gate-are used. The technology uses five-micron line widths and allows 400 circuits per chip. Special requirements for the high-performance package included dense electronics, good transmission characteristics, good cooling capacity, good power distribution, and dense interconnection capability. 
Living with faulty elements
With the increased complexity of chips and the systems they reside in, the overall concerns of reliability force designers to look at first providing the most reliable devices possible, and then developing architectures that become tolerant of faults as they occur.
A number of programs exist in government and industry to assure the reliability of LSI products. In the past, standards have been set for military LSI failure rates, over the temperature range of -55°C to +12500, of 0.01 percent/lO00 hours; comparable commercial failure rates have been set at -0.1 percent/1000 hours.'These failure rates are generally set through product evaluation, electrical characterization, and reliability assurance programs.
Product evaluation is mainly directed toward assessing the potential reliability of newly introduced solid-state devices. It involves review of processing steps, evaluation of device construction, checking for material compatibility, and preparing product evaluation reports. The current emphasis is on LSI microprocessors, bubble memories, and similar devices. Selection criteria include device usage, device technology, and availability of related reliability data.
Electrical characterization verifies the functional design, determines the critical electrical parameters, and establishes optimum test sequences. In this way, a minimum parts list is formed, and system parts and secondsourcing plans may be developed.
Finally, part-reliability assurance identifies the basic failure modes and mechanisms as functions of time and stress, by means of high strebs, shortterm testing, and failure analysis. This then identifies faulty materials, processes, and designs, leading to effective and efficient device screening.
Even the increased reliability may not be sufficient. for availability requirements of large-scale systems, however; in this case, fault-tolerant designs' may be proposed. Even though the complexity of each chip is increasing, the failure rates increase at a slower rate than the complexity increases, and the reduction in interconnections provides an additional factor in increasing reliability. In one experiment, based on five billion device hours of experience, SSI chips with four to eight -logic circuits/chip were found to have approximately half the failure rate of LSI chips with 70 to 100 circuits per chip, giving an effective LSI circuit failure rate of one seventh that of the SSI.
In a system sense, improving reliability provides for increased availability; improving diagnosability provides for increased maintainability. However, in addition to "hard" faults, noise and intermittent or "soft" faults can cause system degradation. Some measure of protection can be provided by self-checking and self-testing; additional protection can be obtained for a price, by error detection/correction techniques such as parity and/or error detecting/correcting codes or circuitry. Some methods that have been implemented in commercial systems include duplication, duplication with matching, n-tuple voting, error checking with spare switching, and decoder checking. However, all systems, unless structured for resolution, may give false indications as to where failures exist. Use of "cheap" microprocessors may provide a revolution in the development of reliable large-scale systems'. U
